Δ∑ Fractional-N Synthesizer for GSM-E-900 Frequency Standard

محورهای موضوعی : Majlesi Journal of Telecommunication Devices

Alireza Bagherzadeh ¹ (Zanjan University)
Mostafa Yargholi ² (Zanjan University)

تاریخ دریافت : 1396/05/22 تاریخ پذیرش : 1396/06/12 تاریخ انتشار : 1396/06/10

کلید واژه: GSM-E, PLL, Sigma-Delta, Settling time, phase noise, en, frequency synthesizer,

چکیده مقاله :

This paper presents an integrated phase-locked loop (PLL) frequency synthesizer for wireless communication application in standard 0.18 µm CMOS process. Delta sigma modulator used for reducing phase noise. The use of  modulation concepts results in a beneficial noise shaping of the phase noise (jitter) introduced by fractional-N division. The this technique has the potential to provide low phase noise, fast settling time, and reduced impact of spurious frequencies when compared with existing fractionalPLL techniques. Simulation results show that the phase noise of frequency synthesizer is -108 @1MHz offset, and the PLL synthesizer provides output frequencies 880-915 MHz in uplink and 925-960 MHz in downlink. Fref is 26 MHz and channel spicing is 700 KHz. Moreover, benefiting from the combination of current-mode-logic (CML) the PLL consumes a total power dissipation of only 24.35 mW with a single 1.8 V supply including all the buffers. Although prescaler increases settling time (ts), it decreases power consumptions. Settling time in uplink is 425 ns and in downlink about 475 ns.

منابع و مأخذ:

[1] Vˇenceslav F. Kroupa,”Phase Lock Loops and Frequency Synthesis, ”John Wiley & Sons, 2003.

Fig. 13.a. Transient simulation for uplink

[2] Digital PLL and Transmitter for Mobile Phones”, IEEE Journal of Solid-State Circuits, VOL. 40, NO. 12, December 2005.

[3] Ayman M. ElSayed, Mohamed I. Elmasry,”Phase-Domain Fractional-N Frequency Synthesizers”, IEEE Transaction on Circuits and Systems —I: Regular Papers, VOL. 51, NO. 3, March 2004.

[4] Christopher Lam, Behzad Razavi,” A 2.6-GHz/5.2- GHz Frequency Synthesizer in 0.4-µm CMOS Technology”, IEEE Journal of Solid-State Circuits, VOL. 35, NO. 5, May 2000.

[5] E. Abiri and M. Salehi, S. Salem, “A low phase noise and low power 3–5 GHz frequency synthesizer in 0.18 μm CMOS technology,” Microelectronics Journal. vol. 45. pp. 740–750,2014.

[6] B. Razavi,”RF Microelectronics”, Second Edition , Prentice Hall, 2011.

[7] R. Bohra, S. Sony and V. Nath ,”A low power, Low dead zone Phase Frequency Detector in 180nm CMOS Technology for Wireless Communication Application,” Journal of Information System and Communication, Vol. 3, pp. 282-284,2012.

[8] J. Shin and H. Shin, ” A 1.9–3.8 GHz Δ∑ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency,” IEEE Journal of Solid-State Circuits, Vol. 47, No. 3, 2012.

[9] B. Razavi, ”Design of Analog CMOS Integrated Circuits,” Second Edition, McGraw-Hill Education, 2015.

[10] C.S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli and Z. Wang, “A Family of Low-Power Truly Modular Programmable Dividers in Standard 0.35µm CMOS Technology,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 7, 2000.

[11] J.C. Candy and G. C. Temes, ”Oversampling Delta-Sigma Data Converters,” Piscataway. NJ, IEEEPress, 1992.

[12] M. Xiaojian, Y. Huazhong, W. Hui, “Comparison of sigma delta modulator for fractional-N PLL frequency synthesizer,” Journal of electronics (china), vol.24, no.3, may 2007.

[13] B. Bakkaloglu, S. Kiaei, B,Chaudhuri, ”Delta-sigma (Δ∑) frequency synthesizers for wireless applications,” Computer Standards & Interfaces 29, 19 – 30, 2007.